

UNITED TATES DEPARTMENT OF COMMERCE

Patent and Trademark Offic

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

FIRST NAMED INVENTOR ATTORNEY DOCKET NO. APPLICATION, NO. FILING DATE F 252103-4540 DANIEL R MCCLURE MMC2/0813 **EXAMINER** THOMAS KAYDEN HORSTEMEYER NADAV, O & RISLEY LLP SUITE 1500 100 GALLERIA PARKWAY NW **ART UNIT** PAPER NUMBER ATLANTA GA 30339 2811

DATE MAILED:

08/13/01

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

Application No.

09/467,675

Applicant(s)

Liou et al.

Office Action Summary

Examiner

ORI NADAV

Art Unit 2811

The MAILING DAT	E of this communication appears	on the cover sheet with the correspondence address
Period for Reply		
THE MAILING DATE OF T	HIS COMMUNICATION.	TO EXPIRE3 MONTH(S) FROM
after SIX (6) MONTHS fro - If the period for reply specific be considered timely.	m the mailing date of this communic ed above is less than thirty (30) days	, a reply within the statutory minimum of thirty (30) days will
communication Failure to reply within the set - Any reply received by the Of	t or extended period for reply will, by	period will apply and will expire SIX (6) MONTHS from the mailing date of this statute, cause the application to become ABANDONED (35 U.S.C. § 133). It is mailing date of this communication, even if timely filed, may reduce any
Status		
1) X Responsive to comm	nunication(s) filed on Jul 20, 20	
2a) This action is FINAL	L. 2b) 💢 This act	tion is non-final.
		except for formal matters, prosecution as to the merits is arte Quayle, 1935 C.D. 11; 453 O.G. 213.
Disposition of Claims		
4) X Claim(s) 1-16 and 3	18-21	is/are pending in the application.
4a) Of the above, cla	nim(s)	is/are withdrawn from consideration.
5) Claim(s)		is/are allowed.
6) 💢 Claim(s) <u>1-16 and 1</u>	18-21	is/are rejected.
7) Claim(s)		is/are objected to.
		are subject to restriction and/or election requirement.
Application Papers		
9) The specification is	objected to by the Examiner.	
10) ☐ The drawing(s) filed	d onis/are	e objected to by the Examiner.
11) The proposed draw	ing correction filed on	is: a) \square approved b) \square disapproved.
12) The oath or declara	ation is objected to by the Exam	iner.
Priority under 35 U.S.C. §	119	
		riority under 35 U.S.C. § 119(a)-(d).
a) □ All b) □ Some	* c)☐ None of:	
1. Certified copie	es of the priority documents have	ve been received.
2. Certified copie	es of the priority documents have	ve been received in Application No
applica	ation from the International Bure	
	ailed Office action for a list of th	
14) Acknowledgement	is made of a claim for domestic	priority under 35 U.S.C. § 119(e).
Attachment(s)		
15) X Notice of References Cited (PT	0-892)	18) Interview Summary (PTO-413) Paper No(s).
16) Notice of Draftsperson's Patent		19 Notice of Informal Patent Application (PTO-152)
7) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 20) Other:		

Application/Control Number: 09/467,675 Page 2

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-16 and 18-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamaguchi et al. (6,118,154) in view of Hu et al. (6,121,077), Erdeljac et al. (5,554,873) and Japanese Patent #4-76959.

Yamaguchi et al. teach in figure 22 an ESD protection structure having a silicon sided diode used to protect an internal circuit, the ESD protection structure electrically connected between an input pad 30 and a node 71 and the internal circuit electrically connected to the node (figure 19), comprising a silicon resistor 36 formed over an insulating oxide material layer 2, electrically coupled between the input pad 30 and the node 71, and horizontally isolated by an isolation structure, at least a single crystal silicon sided P/N junction diode 34 formed over the insulating material layer 2, wherein the diode is electrically coupled between one terminal of a corresponding power supply 32 and a node 71.

Art Unit: 2811

Although Tamaguchi et al. do not explicitly state that resistor 36 is horizontally isolated, resistor 36 must be horizontally and vertically isolated in order not to short circuit the device. Therefore, Tamaguchi et al. teach horizontally isolated resistor, as claimed. In the alternative, Erdeljac et al. teach in figure 11 a silicon resistor 34 formed over an insulating oxide material layer 20, and horizontally isolated by an isolation structure 38. Japanese Patent #4-76959 teach in figure 1 a single crystal silicon resistor 15a-15d formed over an insulating oxide material layer 14, and horizontally isolated by an isolation structure 18.

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to horizontally isolate the resistor of Yamaguchi et al.'s device in order to operate the device without short circuiting the elements of the device.

Yamaguchi et al. do not teach a silicon layer comprising monocrystalline silicon.

Hu et al. teach an ESD protection circuit having an SOI structure formed of monocrystalline silicon (column 1, line 27).

It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a silicon layer comprising monocrystalline silicon in Yamaguchi et al.'s device because it is conventional in the art to form ESD protection device having an SOI structure of monocrystalline silicon in order to improve the performance of the device by the use of a monocrystalline silicon, of which judicial notice may be taken. Furthermore, the advantages of using a single crystal resistor

Art Unit: 2811

over a polycrystalline resistor are well known in the art. Note Japanese patent # 3-142868 is cited to support the well known position.

Regarding claims 4 and 10, Yamaguchi et al. teach an input buffer 37 electrically coupled between the node and the internal circuit.

Regarding claims 7 and 13, Yamaguchi et al. teach a diode comprising a MOS transistor formed over the insulating layer, wherein one of the source/drain regions electrically connects to a gate by a wire line.

Regarding claim 8, Yamaguchi et al. teach junction diodes comprising first and second diodes, electrically connected between the node and one terminal of a first and second power supply, respectively.

Regarding claim 9, Yamaguchi et al. teach in figure 10 an input resistor comprising a plurality of single resistors 64 formed over the insulating material layer, wherein each of the resistors is electrically coupled between the input pad and the node. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use an input resistor comprising a plurality of single resistors in Yamaguchi et al.'s device in order to provide better protection for the device. أأ الأرابيد

Application/Control Number: 09/467,675

Art Unit: 2811

Regarding claim 14, Yamaguchi et al. teach in figure 22 first, second and third conductive layers 13, 14, 15 formed over the insulating layer and electrically connecting the resistor between the input and the integrated circuit and the diode to the integrated circuit, respectively.

Page 5

Regarding claim 19, Yamaguchi et al. (figures 10 and 22, #11) and Hu et al. (figure 14) teach resistors isolated by an isolation structure.

Regarding claim 20, it is conventional to use STI as an isolation structure, of which judicial notice may be taken.

Response to Arguments

Applicant's arguments with respect to claims 1-16 and 18-21 have been 3. considered but are moot in view of the new ground(s) of rejection.

Application/Control Number: 09/467,675 Page 6

Art Unit: 2811

Conclusion

4. Applicant's amendment necessitated the new ground(s) of rejection presented in The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Reference N is cited as being related to a single crystal resistor.

Papers related to this application may be submitted to Technology center (TC) 2800 by facsimile transmission. Papers should be faxed to TC 2800 via the TC 2800 Fax center located in Crystal Plaza 4, room 4-C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Group 2811 Fax Center number is (703) 308-7722 and 308-7724. The Group 2811 Fax Center is to be used only for papers related to Group 2811 applications.

Any inquiry concerning this communication or any earlier communication from the Examiner should be directed to *Examiner Nadav* whose telephone number is **(703) 308-8138**. The Examiner is in the Office generally between the hours of 7 AM to 3 PM (Eastern Standard Time) Monday through Friday.

Árt Unit: 2811

Any inquiry of a general nature or relating to the status of this application should be directed to the **Technology Center Receptionists** whose telephone number is **308-0956**

Low Wound

TOM THOMAS SUPERVISORY PATENT EXAMINER

Ori Nadav

August 3, 2001